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Modern solar cells are composed of Silicon (Si), Cadmium Tellurium, and 
polycrystalline copper indium gallium diselenide. While these materials are highly 
efficient, specific elements such as Cadmium (Cd), Gallium (Ga), and Indium (In) 
are rare and/or expensive. To make this energy source more financially accessible, 
the Liu Optics lab is exploring a potential avenue by substituting expensive rare 
earth metals for more commonly found transition state metals. Specifically, work 
has been done to replace the solar cell layers composed of Cd and Ga and replace 
it with glass, polymer, silicon, and/or thin films. Common metals such as 
Germanium (Ge) and Tin (Sn) are layered on inexpensive substrates (silicon and 
oxides) that can be applied to substitute solar cell components. Si is currently the 
dominant solar material targeting the visible spectrum. Cd and Ge are part of the 
niche second generation thin film solar cell materials. This thesis will investigate 
the crystalline growth of high purity germanium on current GeSn material systems 
for tandem solar cells. This thesis will also investigate SiO2 as a substrate and/or 
insulator for tandem solar cells. Findings include that crystallized GeSn can cover 
part of the near IR spectrum of solar radiation on DSP Si. Since Si does not cover 
the entire solar radiation spectrum, the GeSn is an add-on approach to further 









Table of Contents 
 
Acknowledgements ........................................................................................................................ i 
Abstract .......................................................................................................................................... ii 
Table of Contents ......................................................................................................................... iii 
Background ....................................................................................................................................1 
Introduction ..................................................................................................................................1 
Proposal Statement .......................................................................................................................4 
Hypothesis & Theory  ..................................................................................................................5 






Characterization of GeSn (Deposition) ......................................................................................15 
Characterization of GeSn (Annealed) ........................................................................................19 
Characterization of GeSn (Etched).............................................................................................25 
SOG top layer experiments ........................................................................................................28 
GeSn Device ...............................................................................................................................31 
Discussion......................................................................................................................................32 
Single Side Polished Silicon ......................................................................................................32 
Double Side Polished Silicon .....................................................................................................32 











Semiconductor materials are applied across various fields such as healthcare, space 
exploration and quantum computing because of their dual metallic and non-metallic properties. 
This thesis will focus on semiconductor materials that are widely used in solar renewable energies, 
because of their optoelectronic properties. Renewable technologies are rising to meet the 
increasing demand for energy but are faced with both environmental and economic challenges. 
Specifically, solar photovoltaic is as an alternative, clean, scalable, and affordable system 
compared to natural gas and coal – current nonrenewable energies.  
The environmental benefits of solar energy include the reduction of greenhouse gas 
emissions and, in theory, supply mankind with the energy it demands for millions of years. The 
energy received from the Sun through its lifespan is many times greater than fossil energy output 
[1]. As a fully renewable resource, solar energy has the potential to sustain life without harming 
the environment during its application. However, solar technologies are currently hampered by 
low energy densities and the need to immediately convert solar rays directly into electricity 
resulting in low efficiencies.    
While the environmentally friendly advantages of solar cells are obvious, the economic 
feasibility of solar cells are not so clean cut. Solar energy is essentially “free” because consumers 
are generating their own electricity and thus are off the grid. However, the initial costs of installing 
solar panels require a significant amount of capital. Furthermore, since the Sun cannot shine 24/7, 
there is still some reliance for grid electricity during nighttime or inclement weather. Solar cells 
by themselves are not cost effective for consumers without government regulation. Within the 
U.S., state level regulation dictates that solar energy credits are provided for every excess 
megawatt-hour (MWh) of energy generated per year. In addition, for consumers who return 
unneeded electricity to the government grid, a payment called net metering is also returned [2]. 
Even so with these economic incentives, solar energy remains challenging to produce at low cost 
especially for low/lower-middle income households.  
While different factors (material, production, and policy) influence solar photovoltaic cost and 
environmental sustainability [3], this thesis will mainly focus on the material factor to decrease 
the solar cell price and environmental footprint.   
The relative environmental impacts result from solar cell production which include 
greenhouse gas emissions, air pollutants from transportation, land use, water consumption, waste 
management and used solar panel recycling [4]. For example, to obtain the CdTe alloy, toxic Cd 
and mildly toxic Te are compounded together using high water and high energy inputs. As a result, 
other environmentally benign materials are being investigated in this thesis to determine 
environmental suitability for solar cells applications.  
The focus to change the price of solar cell will depend on the materials. Solar cell materials 
range from crystal silicon, thin film materials, and organic-inorganic compounds which affect the 
material’s efficiency and limitations. Current solar cells are composed of popular materials such 
as silicon, cadmium telluride (CdTe) and copper indium gallium selenide (CIGS). However, these 
materials are high cost and (relatively) environmentally harmful to the environment during 
production [5]. These high costs are due to the low abundance of rare elements in solar cell 
materials such as: ruthenium, gallium and indium. Furthermore, the price of raw cadmium, 
tellurium, and indium is rising because of the positive demand in renewables. For example, Indium 





the scarce geological reserves limit solar energy technologies. While recycling may slightly 
alleviate this issue, other materials for solar energy need to be explored.  
There are several desired material properties for a suitable solar cell. One of the most 
important properties is cell efficiency measured in standard conditions (AM1.5 and 25oC). This 
efficiency value (the amount produced divided by the amount ideally produced) is measured using 
equations (1) and (2). The current efficiencies of single junction cells have reached a maximum of 
26%. To combat this ceiling value, researchers have developed tandem solar cells, also known as 
multiple junction cells, which currently have a 46% efficiency. According to the National 
Renewables Energy Laboratory (NREL) in Figure 1, four junction or more solar cells have been 
pushing technological limits and is projected to keep steadily increasing [7]. A desired efficiency 
for solar cells, and any machine, is close to 100%. 
 
𝑃 = 𝑉 ∗ 𝐼 ∗ 𝐹𝐹    (1) 
η =  
∗ ∗
                (2) 
 
VOC is the open circuit voltage, Isc is the short-circuit current, FF is the fill factor, η is the efficiency, Pmax is the 
maximum power produced from the solar cell, and Pin is the input power from the solar cell after accounting for area 
of the cell 
 
 
Figure 1. Current solar cells and their achieved efficiencies  
Another desired property is an optimal band gap. A band gap is the spacing between the 
conduction band and the valance band that allow or prevent electron carriers from flowing between 
the materials. In an insulator, the band gap is large which demonstrates a large energy barrier that 
prevents the flow of electrons. In a semiconductor, the band gap is not as large whereas in a metal, 
the band gap is nonexistent (it is an overlap of the conduction and valance bands) that allows for 






Figure 2. A diagram explaining band gaps between a metal, semi-conductor, and insulator 
The targeted band gap desired for sunlight ranges from the Infrared (IR) to the Ultraviolet 
(UV) spectrum which is from 0.5 to 2.9 eV. An ideal band gap material in solar cells would be 
between 1.0 and 1.7eV so that electrons can be freed without creating too much thermal friction 
loss. The band gaps of several current and possible solar cell materials are shown in Table 1 [8]. 
Silicon has a good lower boundary band gap targeting the visible light whereas Selenium has a 
high band gap, almost missing the ideal band gap range. Elementary semiconductor materials such 
as germanium (Ge) and tin (Sn), are proposed to be transitioned for direct band gap optimization 
to match the solar spectrum in the IR region. 
 
Table 1. Band gap materials within an ideal range for solar cells 
Material Symbol Band Gap (eV) 
Silicon Si 1.11 
Cadmium telluride CdTe 1.49 
Cadmium selenide CdSe 1.73 
Copper oxide CuO 1.2 
Gallium arsenide GaAs 1.43 
Indium phosphide InP 1.35 
Selenium Se 1.0 
Germanium Ge 0.67 (indirect), 0.8 (direct) 
Tin Sn 0.08 (indirect) 
 
A third property desired for solar cells is a high charge carrier mobility. The higher the 
mobility, the less time a carrier will spend inside the solar cell. This is beneficial because a carrier, 
such as an electron, is less likely to be lost to thermal heat. Having a high charge carrier mobility 
is partially controlled by the grain boundary size of a material. Grain boundary defects can trap 
carriers and give rise to impedance in the flow of current from one grain to another [9].  
Finally, a solar cell material must be able to withdraw and move electrons by creating a 
voltage difference known as a p-n junction, another highly desired property for solar cells and 
optoelectronics. This junction is created by placing an n-type material (a highly doped substrate of 
extra electrons) in contact to a p-type material (a highly doped substrate of extra holes) to create a 





and a built-in electric field to close and enhance the circuit. Since solar energy relies on radiation 
from the electromagnetic spectrum, a p-n junction is beneficial. Lastly, when light shines on the 
n-type material, the material system will act as a photodiode where a photon will be absorbed and 
return both an excess of electrons and holes to be sorted into the p-n junction via the electric field. 
This junction gives enormous control over the flow of electrons that would otherwise be 




This thesis proposes a tandem solar cell material system to satisfy the desired photodiode 
optoelectronic properties of a high efficiency, tunable direct band gap system targeting the IR 
spectrum, high charge carrier mobility, and functional p-n junction. The most dominant material 
is Si whereas thin films such as CdTe are second generation thin film solar candidates which are 
toxic and rare. Based on these desired properties for an inexpensive solar cell, this project examines 
a germanium tin (GeSn) add-on material system.  
The current state of the art material system Ge/InGaAs/InGaP is compared to the proposed 
single side polished silicon (SSP Si) GeSn/SSP Si, double side polished silicon (DSP Si) 
GeSn/DSP Si, indium tin oxide (ITO) GeSn/ITO and silica quartz (SiO2) SiO2/GeSn material 
systems shown in Figure 3. Although introducing Si to the proposed material system allows for an 
easier transition to solar cell applications, Si only covers the visible light spectrum. GeSn is an 
“add-on” to extend the solar radiation absorption and thus enhance the efficiency of Si solar cells. 
Researchers have previously approached developing single crystalline Ge on amorphous substrates 
for tandem solar cells. However, introducing single crystalline Ge  wafers perfectly on an 
amorphous substrate introduces more problems such as high threading dislocation density, a 
degree of difficulty of preparation, and additional high cost [10]. As a result, the Liu Optics lab 
has realized the potential for Ge in solar cell systems and has integrated Sn to alleviate these 
fabrication issues. One alternative for expensive crystalline Ge wafers for tandem solar cells is low 
temperature highly crystalline GeSn grown on amorphous and transparent substrates such as glass 
shown in Figure 3.  
 
 
Figure 3. Schematics of existing (left) and four proposed (right) GeSn crystallization systems for 





Hypothesis and Theory 
We will investigate high purity Ge effects to determine an optimal GeSn material system 
for applications in tandem solar cells. We hypothesize that the high purity Ge will enable a GeSn 
material system that can be characterized for effective solar energy applications. 
GeSn is a highly crystalline semiconductor material with several attractive optoelectronic 
properties [11]–[15]. Desired Ge properties include: (1) high versatility in band gap engineering 
stemming from its direct gap of 0.8eV, (2) feasibility in complementary metal oxide semiconductor 
(CMOS) processing, (3) flexibility to match lattice properties with other group III-V materials with 
different band gaps, and (4) likeliness for a highly textured surface leading to an increased 
nucleation density for single crystal formation [16]. Enhancing Ge with Sn induces desired 
properties such as (1) an enhanced feasibility to grow high crystalline GeSn on Si and amorphous 
layers at low temperatures (~450oC) and (2) a direct band gap shifting from 0.8eV to approximately 
0.5eV for a Ge0.913Sn0.087 system [15].  
These semiconducting properties are achieved by using the GeSn eutectic system shown 
in Figure 4 and Figure 5 [17]. These diagrams demonstrate the eutectic point of GeSn at 504.1 K 
(231oC) with an equilibrium solubility of Sn in Ge at a previous maximum of 1.1% (studies have 
exceeded this limit). It also is known that tetragonal β-Sn transforms to cubic, diamond-type α-Sn 
at 13.05oC, though not shown in these diagrams [17], [18]. This phase transformation lowers the 
lattice difference of 4% between Ge and Si because when the Ge β-Sn lattices overlap with each 
other and then transforms into α-Sn, the strain between the Ge Sn lattice structure is also lowered 
due to the β to α transition.  
The addition of Sn also contributes to the high crystalline nature of GeSn which lattice 
matches to triple junction tandem cell materials like InGaP and InGaAs. Sn would decrease the 
direct band gap of Ge faster than its indirect band gap, transforming Ge towards a direct band gap 
material shown in Figure 6. With this versatile transformation, GeSn is an optimal option for 
materials in photodiodes like solar cells and transistors to keep up with the technology shown in 
Moore’s law, Figure 7. 
 
 






Figure 5. Close up of the GeSn Eutectic Phase diagram  
 
Figure 6. (a) diagram of Ge indicating its direct bandgap (b) addition of Sn lowering the direct 
bandgap  
 
Figure 7. Past, current, and future trends for (a) number of devices on a single chip and (b) 





Previous optical characterization has shown that while Ge alone did not provide desired 
carrier confinement in quantum well and thin film structures, the SiGeSn materials have been 
successful because of the available flexible strain engineering. SiGeSn and GeSn thin films 
reported 0.02% and -1.16% strain [19] which are very low. However, one of the problems is that 
there is a large lattice mismatch of 4% between Ge and Si due to the high density of threading and 
misfit dislocations generated at the Ge/Si interface [16]. A way to overcome this lattice mismatch 
is to use a lattice buffer where a relaxed SiGeSn (lattice matching relative to GeSn) buffer with 
lower Sn composition is introduced [20]. Furthermore, for current GeSn thin films, the grain 
boundary sizes are influenced by the deposition reactor evaporation sources. This is demonstrated 
using ultra-high purity Sn (>99.99999%) which allowed for previously small grain boundaries to 
grow into larger ones of approximately 100 μm. However, even larger grains are desired for better 
carrier mobility [21]. Current solar cells composed of the Ge/InGaAs/InGaP photovoltaic devices 
are expensive because of the Ge bottom substrate which is usually pure Ge composing of 33-50% 
of the total cell cost [22].  
There is literature evidence for highly effective strain-induced band engineering of 
crystallized GeSn on silicon (Si) layers. These GeSn layers are (111) crystal lattice oriented. 
Increasing amounts of substituted Sn were found to shrink the direct band gap faster than the 
indirect band gap leading to an overall smaller transition below 0.53eV at 298K. GeSn’s material 
system is also thermally stable around 400-465oC. Highly (111) textured Ge1-xSnx has a constant 
xSn of approximately at 8.7% without any Sn segregation after two hours of crystallization 
temperature annealing. This thermal stability allows for back-end-of-the-line (BEOL) processing 
for many optoelectronic devices. 
A 2θ X-ray diffraction (XRD, Cu, Kα1 line) spectra and Raman spectroscopy (excitation 
laser λ = 630 nm) spectra are used to nonlinearly solve the substitutional Sn composition (x) and 
in-plane tensile strain (𝜀∥) which yields approximately 8.7% and 0.12% at 500
oC. These 
calculations are based on equations (3) and (4). Because this GeSn material has a highly effective 
strain-induced direct band gap shrinkage, the direct band gap semiconductor properties in the mid-
infrared (MIR) region are enhanced. This (111) GeSn material can be readily applied to epitaxial 
substrates to improve the strain-induced band engineering compared to GeSn (100) substrates for 
tandem solar cells [23].  
 
𝑎 ,  =  √3𝑑 = [𝑎 + 𝑥(𝑎 − 𝑎 ) +  𝛽𝑥(1 − 𝑥)](1 − 𝜈 , 𝜀∥)     (3) 
𝛥𝛺 =  𝑏 𝑥 + 𝑏 𝜀∥          (4) 
 
𝑎 ,  is the lattice constant for GeSn , 𝑑  is the GeSn (111) interplanar spacing, 𝑎  is the lattice constant of Ge 
(5.658 Å), 𝑎  is the lattice constant of Sn (6.489Å), 𝛽 is the bowing parameter of GeSn alloys, 𝜈 ,  is the biaxial 
stress Poisson’s ratio, 𝑏 is the coefficient of composition induced Raman shift, 𝑏  is the coefficient for stain-
induced shift in Raman and 𝛥𝛺 is the difference between the Ge-Ge Raman peak 
 
 Other evidence that substitutional Sn thermally influences GeSn tensile strain is that the 
GeSn film amplifies its direct band gap semiconductor features. For example, the GeSn 
composition shifts the direct band gap of GeSn from 0.8eV from pure Ge to 0.5eV based on the 
absorption coefficient and photon energy plot in Figure 8 which agrees with theoretical plots in 
Figure 9. Since the indirect and direct band gap difference is essentially equal, it means that the 
GeSn has completely been converted from an indirect to direct band gap material. This is 
significant because the fabrication of highly crystalline materials on amorphous substrates have 





unlikely materials, photonic components can be moved from the front-end-of-line (FEOL) process 
to CMOS transistor level process for metal and interconnect layers.  
 
 
Figure 8. Absorption spectrum of crystallized GeSn from a transmittance spectrum 
 
Figure 9. (a) Energy difference between the indirect and indirect gap as a function of biaxial 
tensile strain and Sn atomic percentage and (b) Direct band gaps as a function of biaxial tensile 
strain and Sn atomic percentage  
It is important to note the low eutectic temperature of the GeSn system (231oC) which 
allows for atomic diffusion at low temperatures. Based on the temperature relationship that is 
needed to crystallize GeSn (a decrease of 20oC for an increase of 1 % Sn), the optimal composition 
of Sn has been determined to be around 8.7-10%. At this composition, crystallized GeSn (111) is 
produced where the nucleation center density is the lowest (i.e bigger grains) indicating a large 
grain growth with an average grain size of ~5μm after annealing at 410oC [24].  
Previous GeSn optoelectronic samples were fabricated on silicon substrates using high 
purity Sn and low purity Ge deposition sources. θ-2θ XRD results indicate that this GeSn material 
system demonstrates a strong (111) texture after crystallization with the (220) and (311) peaks 
shown in Figure 10. In SEM images, the GeSn material system indicates that Sn rich areas 
segregates as bright dots/lines in the sub grains of approximate 5-10 μm in diameter shown in 
Figure 11. These nucleating sites radiate outward in a linear direction to the grain boundary. These 
crystalline properties show the GeSn material’s promise in tandem solar cells [18][13]. Efforts will 







Figure 10. XRD scan of pure Ge and their peaks as well as the GeSn material system on a Si  
 
 
Figure 11. SEM images of GeSn material system grown on Si substrates using low purity Ge 
Even with existing progress in GeSn material systems for tandem solar cells, there are still 
problems. Currently, GeSn is deposited onto Si substrates where the GeSn acts as a p type material 
and the Si acts as an n type material. However, even with this p-n junction, there exists trenches in 
the crystallization process that allow for leakage current [25]. These trenches cause holes to occur 
and thus lowers the effectiveness of the tandem solar cell material. By filling these holes to prevent 
the loss of current with an insulator, it may be possible to alleviate the non-rectifying holes to 
become a corrected rectified material. A possible insulator material is Silicate Spin-On-Glass 
(SOG) which is an undoped glass that can form a pure SiO2 layer. This product is often used for 
planarizing dielectric layers in multilevel integrated circuit fabrication.  
Our hypotheses are two-fold. We will investigate the effects of high purity Ge on the 
GeSn system to determine if the purity of the Ge material affects the overall photodiode 
(solar cell) properties. We will also investigate the insulating effects of silica in terms of the 
virtual substrate and the SOG to determine if supplementing the GeSn system will improve 





 Four substrates utilizing the GeSn material system will be investigated: Single Side Polish 
Silicon (SSP Si), Double Side Polish Silicon (DSP Si), Indium Tin Oxide (ITO), and Silica quartz 
glass (SiO2). The SSP Si and DSP Si are being investigated because silicon is the most used 
element in solar cells. By investigating the GeSn material system integration via characterization 
techniques, optoelectronic properties can be elucidated. The major difference between SSP Si and 
DSP Si is that SSP Si is heavily doped with n type phosphorous and thus extremely conductive 
compared to DSP Si. ITO is being investigated because it is a thin film on top of a glass substrate. 
While Indium is a rare element, ITO uses a minimal amount and lattice matches to other band gap 
layers in solar cells. Finally, SiO2 is being investigated as a virtual substrate for the GeSn material 
system as a possible tandem solar cell structure because amorphous SiO2 is inexpensive and 
environmentally friendly. If optoelectronic properties, such as a positive IR absorption range, are 
present on any of these substrates with a GeSn material system, then this material could potentially 































Materials and Methods  
Materials 
 100 mm diameter Single Side Polish Silicon (SSP Si) wafers (Silicon Materials Inc., 
N/Phosphorous dopant), 100 mm diameter Double Side Polish Silicon (DSP Si) wafers (Silicon 
Prime Wafers, N/ Phosphorous dopant), 100 mm diameter Indium Tin Oxide (ITO), and Silica 
(SiO2) quartz glass were purchased for the GeSn material substrates. Both the SSP Si and DSP Si 
are (100) crystal oriented. These substrates and their initial properties are shown in Table 2. High 
purity (>99.99999%) Ge and Sn were purchased from American GMG.Inc as 3-5 mm pellets for 
physical vapor deposition (PVD) sources. Silicate Spin-on-Glass (SOG) 15A was purchased from 
Filmtronics for insulating spinning experiments on the GeSn. 
 
Table 2. Substrates and their measured resistance properties 
Substrate Resistance (measured) Official resistivity 
SSP Si 0.64 Resistivity = 0.02-0.5 
DSP Si 20.47 Resistivity = 1-10 
ITO 9.65 N/A 
SiO2 Infinity Infinity 
 
Methods 
 The following paragraphs will describe the fabrication method of GeSn and the 
characterization techniques taken after each stage of the GeSn fabrication process. The completed 
four GeSn material systems are shown in Figure 12. The fabrication process is shown in Figure 13 
which is a schematic mapping of each step. In between each fabrication step, characterization 
techniques were employed to describe the GeSn features.  
 
Fabrication 
 GeSn thin films were deposited onto substrates via thermal Ge and Sn co-evaporation in a 
Lesker Lab 18 PVD chamber. Quarter wafers of SSP Si, DSP Si, ITO and SiO2 were placed into 
the chamber as substrates under vacuum of 10-8 torr prior to deposition and 10-6 during PVD. 
Deposition rates were approximately 0.5 – 1.4 Å/s.  
 After PVD, these substrates were characterized and then annealed for GeSn crystallization 
in either a horizontal tube furnace with N2 flow of 8 SCCM or rapid thermal annealing (RTA).  
 Post annealing, the GeSn substrates were etched with a 2:1 HCl:H2O solution to remove 
excess Sn inhibiting the GeSn electrical properties. Only the SSP Si and DSP Si substrates were 
etched because GeSn ITO demonstrated that the thin film would be completely destroyed on glass-
based substrates.  
 After etching, substrates would have been spin coated with silicate SOG 15A. However, 
test experiments indicate that the SOG did not have the intended effect of increasing resistance 
and thus were not spin coated in the end. These early test experiments with SOG are noted in the 
following chapter.  
 Finally, devices were placed onto the GeSn substrate using electron beam lithography. A 
photoresist system (EL9 and then 960M) was placed on the GeSn substrate material using the clean 
room spinner at 4000 rpm. Then a pattern was created using a FEI Scanning Electron Microscope 
(SEM) and then developed using an isopropyl alcohol (IPA) solution in the Thayer clean room. 







Figure 12. GeSn on four different substrates produced in this thesis  
 
Figure 13. Fabrication and characterization process of a GeSn material system (Ex: DSP Si) 
Characterization 
 The four-point probe is in the Thayer School of Engineering Couch Lab. Four-point probe 
is a technique to measure the resistivity of a material. Four metallic probes connected to a voltage 
generator and two voltage measures measure a material’s resistance and resistivity via the length 
of the material (100nm). Each set of measurements is calibrated using a 100 Ω transparent substrate 
where the voltages are read and placed into equation (5) for resistance measurements. Resistivity 




                                            (5) 
𝜌 = 𝑅 ∗ 𝑙                                                (6) 
 
R is resistance measured of a material, V is the voltage reading from the oscilloscope, V1 is the voltage coming from 





 The SEM used was a FEI Scios2 located at Remsen, Dartmouth College Electron 
Microscope Facility. SEM is a microscopy technique that utilizes secondary and backscattering 
electrons to create a topographic image of the surface material. The focused beam of electrons hit 
the material surface and bounces back to create an image of the surface at magnifications of 100-
100000x. An accelerating voltage of 20 kV with a 1.6 nA beam current was used for both ETD 
(secondary and backscatter electrons) and ABS (only backscatter electrons) detectors. However, 
for samples that would often charge (such as ITO and SiO2) at various fabrication steps, an 
accelerating voltage of 5-10kV with a 0.4nA beam current was applied. Radiation patterns were 
scrutinized under the SEM for GeSn crystallization confirmation. 
An addendum to the SEM is TEAM™ Energy Dispersive X-ray Spectroscopy (EDS) 
which is found in the FEI Scios2 located at Remsen, Dartmouth College Electron Microscope 
Facility. EDS is a spectroscopy technique that takes an image generated from SEM and identifies 
the elemental composition of the material surface. This information can be taken qualitatively 
because the electron beam generates characteristic x ray peaks for each element (between 
Beryllium (atomic number 4) to Uranium (atomic number 92) based on quantum mechanics of the 
inner electron and released energies from electron shells. Elemental mapping is done by inserting 
the detector after the cooling has been turned on and scanning for Ge and Sn using point analysis.  
 Another addendum to the SEM is the TEAM™ Electron Backscatter Diffraction (EBSD) 
found in the FEI Scios2 located at Remsen, Dartmouth College Electron Microscope Facility. This 
technique determines the microstructural crystallographic orientations of crystallized materials. 
After tilting the sample 25o (stage) + 45o (TEAM software) = 70o (total) and inserting the detector, 
Kikuchi lines are obtained from imaging the sample after pattern collection is indexed at fast, or 
ultrafast optimization. Once a signal has been established, an inverse pole figure is obtained where 
the axes of the projection sphere is aligned with face centered diamond cubic Ge and body centered 
tetragonal Sn. While the Si substrates may have signs of (100) crystal structures, preferential 
orientation of GeSn material systems will occur as (111).  
 Raman spectrometry (Raman) is a technique where the instrument is also located at 
Remsen, Dartmouth College Electron Microscope Facility. Raman identifies the vibrational 
characteristics of molecules by creating monochromatic radiation incident on the GeSn thin film 
samples. Based on the intensity of the laser, the radiating scattering gives molecular structure 
information. With amorphous structures, bond vibrations are not strong and Raman scattering 
show spectra with broad peaks. On the other hand, highly crystalline structures with strong bond 
vibrations demonstrate spectra with sharp peaks at exact wavenumbers, characteristic of the 
chemical bond of the material. Raman was conducted using the 633 nm laser at 25% and 50% ND.  
 The Rigaku X-Ray Diffraction (XRD) machine is an instrument located in the basement of 
the Baker Lab. XRD is a technique that determines the crystalline phase of a material and provides 
unit cell dimensions. Inside the instrument, x-rays are generated in a cathode ray tube to produce 
accelerating electrons targeted at the sample with a high voltage. Once the electrons are dislodged 
from the inner shell, characteristic x-rays are generated. A CuKα line was used scanning 2θ from 
20 to 90 at a resolution rate of 1.00 and the JADE databased was used to work up sample data. 
GeSn peaks prevalent in XRD are approximately at 27o of GeSn (111), 32o for β-Sn (200) or (101), 
45o for GeSn (220) and 53o GeSn (311).  
 Current Voltage (IV) and Photocurrent measurements were conducted in the Liu Optics 
Lab in Thayer School of Engineering, with a set up composed of an oscilloscope, a low-noise pre-
current amplifier, a function generator, and a lock-in amplifier (photocurrent only). Both the NI 





respectively. A diode (often 1310nm) is connected to the lock-in amplifier and computer for 
measurements. Lights were turned off for the photocurrent measurement. IV measurements were 
conducted to discern whether there were any rectifying effects on the GeSn material. Photocurrent 
measurements were conducted on the same sample spot to see if there were any photodiode 
responses on the GeSn material. Later LEDS at 1550nm and 2050nm wavelengths were used.  






































Characterization of GeSn (Deposition) 
SSP Si, DSP Si, ITO, and SiO2 substrates post GeSn deposition were characterized. These 
GeSn deposited substrates were analyzed in their pre-crystallized form using four-point probe to 
measure resistivity, SEM for grain size, EDS for the elemental Ge and Sn composition, EBSD for 
the crystalline structure analysis, Raman spectroscopy for crystallinity confirmation, XRD for 
crystalline structure analysis, Current-Voltage (IV), and Photocurrent measurements for solar cell 
photodiode characteristics.  
 For four-point probe measurements, the resistance of each substrate is different than the 
other due to the intrinsic material properties of n-type doping and conductivity shown in Table 3. 
Both the SSP Si and ITO rise in resistivity after GeSn deposition. This is due to the heavy n-type 
doping on both SSP Si and ITO substrates where the GeSn does not largely influence the 
conductivity of the substrate. The DSP Si resistance increases almost five-fold because of the 
addition of GeSn film. However, the SiO2 decreases in resistance from infinite resistance to a 
measurable resistance. This indicates that the GeSn material adds conductivity to the SiO2 to allow 
for possible carriers.  
 
Table 3. GeSn substrates post deposition, pre annealing resistance and resistivity measurements  
GeSn Substrate (unannealed) Resistance (Ω) Resistivity (Ω*cm) 
SSP Si 0.8 8e-6 
DSP Si 98.9 0.000989 
ITO 12.6 0.000126 
SiO2 2200173.5 22.001735 
 
SEM demonstrate that the GeSn films have been deposited with no interesting features. As 
a result, secondary electrons were not investigated. A flat topography with no radiating patterns 
prior to crystallization is present in SSP Si, DSP Si, ITO and SiO2 substrates shown in Figure 14. 
 
 





EDS spectra indicates quantitative amounts of GeSn present in the four substrates.  Figure 
15 demonstrates the identified Ge and Sn peaks. Table 4 shows the approximate percentage of Ge 
and Sn before and after correction. While the SSP Si, DSP Si, and SiO2 shown in  Figure 15 (a), 
(b) and (c) cleanly show Ge and Sn identification, ITO demonstrates that the Sn peak overlaps 
with the Indium peaks which are both elements present in ITO. SSP Si, DSP Si, and SiO2 substrates 
indicate that approximately 9% of Sn was deposited.  
 
 
 Figure 15. EDS spectra of GeSn samples unannealed of (a) SSP Si (b) DSP Si (c) ITO (d) SiO2 
 









SSP Si 96.37 3.63 91.09 8.90 
DSP Si 95.61 4.39 91.08 8.92 
ITO 37.26 62.26 37.26** 62.26** 
SiO2 90.3 9.7 90.99 9.00 
**not corrected using the calibration curve because signal was high enough 
 
Since there were no GeSn crystalline peaks from XRD and Raman data, EBSD was not 
performed. This was because there was no indication that GeSn was crystallized and inferred that 
EBSD would not yield any useful GeSn crystallographic orientation.  
Raman spectra indicate the level of crystallinity of the GeSn material prior to annealing. It 
was hypothesized that the GeSn film was amorphous after being deposited onto the substrates. 
This was shown in Raman spectra for all four substrates for both the 25% and 50% powered 633 
nm laser in Figure 16. Around the 200-300 cm-1 range, there is a broad peak for GeSn. This 
broadness demonstrates that the bond vibrations are not very strong and that there is not a strict 
crystal structure to enable a large bond vibration. ITO shows that it is relatively more crystalline 
than SSP Si and DSP Si prior to annealing. Thus, the GeSn material on SSP Si, DSP Si, ITO, and 






Figure 16. Raman of unannealed GeSn on SSP Si, DSP Si, ITO, SiO2 at 25% (a) and 50% (b) 
 The XRD complements the Raman spectra in the previous paragraph because the XRD 
spectra demonstrate the non-crystallinity of the GeSn on crystalline (SSP Si and DSP Si) and non-
crystalline (ITO and SiO2) substrates. Shown in Figure 17 (a) and (b) where the material system 
of GeSn with SSP Si and DSP Si as substrates, the XRD data demonstrate that the crystalline peaks 
only come from the Si substrate and not from the GeSn. Shown in Figure 17 (c) and (d) where the 
GeSn material system on ITO and SiO2 as substrates, XRD data convey that amorphous GeSn does 
not have an XRD peak and the broad peak comes from the glass substrate.  
 
 





 IV and Photocurrent measurements for unannealed GeSn materials on the four different 
substrates indicate that there were minor electrical responses to the material system initially. 
Because the shape of the IV curve is dependent on the device being tested, an ideal 
resistor would have a linear IV curve indicating the direct relationship derived from Ohm’s law. 
A semiconductor would show a nonlinear curve because the current flowing through the forward 
biased diode is limited by the resistance of the material’s p-n junction. A forward bias diode 
would pass current whereas the reserve bias blocks the current.  
GeSn on SSP Si (shown in Figure 18) and SiO2 (shown in Figure 21) show a linear 
pattern in the IV measurement and a zero response in photocurrent measurements. GeSn on DSP 
Si (shown in Figure 19) and ITO (shown in Figure 20) show zero response for the IV curve and a 




Figure 18. IV (a) and Photocurrent (b) for unannealed GeSn on SSP Si 
 
 






Figure 20. IV (a) and Photocurrent (b) for unannealed GeSn on ITO 
 
 
Figure 21. IV (a) and Photocurrent (b) for unannealed GeSn on SiO2 
Characterization of GeSn (Annealed) 
After each GeSn material system on the four different substrates were annealed at 450oC, 
the materials were characterized using the same characterization techniques to monitor the changes 
in GeSn. Both RTA and tube annealing were utilized to obtain crystallized GeSn.  
 Table 5 shows resistance measurements which indicate that the crystallized GeSn material 
system made substrates more resistive in the SSP Si, DSP Si, and ITO case, but more conductive 
for the SiO2 case. DSP Si and SiO2 were similar in resistance and considered to have similar 
resistivity properties. Notably, the SSP Si resistance stayed low, indicating the n-type doping.  
 
Table 5. GeSn substrates after annealing, resistance and resistivity measurements  
GeSn Substrate (annealed) Resistance (Ω) Resistivity (Ω*cm) 
SSP Si 3.6 0.000036 
DSP Si 1177.7 0.011777 
ITO 21.7 0.000217 





SEM images for all four substrates indicate radiating patterns in both the secondary and 
backscatter electron images. Both ETD (secondary electrons) images and ABS (backscatter 
electrons) images of the same GeSn surface were taken. Using the ABS detector supplemented the 
Sn identification and segregation on the surface. These radiating patterns indicated the crystallinity 
of GeSn after annealing at 450oC. GeSn on SSP Si show the radiating patterns with an average 
grain side of 150 μm, shown in Figure 22. GeSn on DSP Si indicate radiating patterns on grain 
sizes smaller than SSP Si, approximating 75 μm, shown in Figure 23. GeSn on ITO demonstrates 
the radiating patterns with grain size of approximating 100 μm; however, the grain boundaries are 
not well defined compared to the SSP Si and DSP Si samples, shown in Figure 24. GeSn on SiO2 
has well defined grain boundaries approximating 100 μm on average, shown in Figure 25. The 
backscatter electrons in Figure 22-Figure 25 (right) highlight the Sn segregation to the top surface 
based on the lighter color of Sn. 
 
 
Figure 22. GeSn radiating patterns on annealed GeSn SSP Si  
 
 






Figure 24. GeSn radiating patterns on annealed GeSn ITO 
 
Figure 25. GeSn radiating patterns on annealed GeSn SiO2 
 EDS Spectra indicate that the GeSn material system has approximately similar amounts of 
Ge and Sn post annealing compared to the pre-annealed samples shown in Table 5. The 
discrepancies of atomic percentage are minor and can be considered the same in the case of SSP 
Si, DSP Si, ITO and SiO2. All spectra identify Ge and Sn shown in Figure 26.  
 
 














SSP Si 96.68 3.32 91.09 8.90 
DSP Si 94.69 5.31 91.06 8.93 
ITO 33.86 66.14 33.86** 66.14** 
SiO2 98.61 1.39 91.13 8.87 
**not corrected using the calibration curve because signal was high enough 
 
 Based on the radiating patterns from SEM, EBSD was conducted to investigate the 
crystallographic orientation of the GeSn thin films. GeSn on SSP Si, DSP Si, and ITO indicated 
patched of dark blue which is the (111) diamond cubic orientation. For these three substrates, GeSn 
annealed at 450oC all preferred the (111) orientation shown in Figure 27 (a-c). (101), shown in 
green, and (001) shown in red, were present in the EBSD mappings. However, while SiO2 
contained radiating patterns, there were no apparent crystal orientations in EBSD.  
 
Figure 27. EBSD mappings with ETD GeSn annealed on (a) SSP Si (b) DSP Si (c) ITO (d) SiO2 
 Raman data agrees with the EBSD that GeSn has crystallized. This is apparent because 
while previous unannealed GeSn had a broad peak around 300 cm-1, currently annealed GeSn 
samples indicate a sharp peak at 300 cm-1. This sharp peak in SSP Si, DSP Si, and ITO confirms 








Figure 28. Raman of annealed GeSn on SSP Si, DSP Si, ITO, SiO2 at 25% (a) and 50% (b) 
 XRD complements the EBSD and Raman data because the substrates (SSP Si, DSP Si, 
ITO and SiO2) all indicated crystalline GeSn at 27 degrees. The peaks identified in Figure 29 
previously were not present in the unannealed substrates. Thus, these GeSn crystalline peaks 
result from the annealing procedure at 450oC.  
 
 





 IV and Photocurrent measurements display signs of electrical response due to the 
crystallization of GeSn after annealing. In Figure 30, GeSn on SSP Si indicates rectifying effects 
in the IV curve and a low photodiode response the photocurrent measurement. Figure 31 indicates 
that the GeSn on DSP Si also displays rectifying effects in the IV curve and a Schottky diode. 
Figure 32 displays a small rectifying pattern for the IV curve and a small photodiode response in 





Figure 30. IV (a) and Photocurrent (b) for annealed GeSn on SSP Si 
 






Figure 32. IV (a) and Photocurrent measurement (b) for annealed GeSn on ITO 
 
Figure 33. IV (a) and Photocurrent (b) for annealed GeSn on SiO2 
Characterization of GeSn (Etching)  
Two GeSn material systems of the four different substrates were etched for Sn (SSP Si and 
DSP Si). The materials were characterized using the same characterization techniques to monitor 
the changes in GeSn. SSP Si and DSP Si were etched for Sn using a 2:1 HCl:H2O solution for 30 
seconds. ITO and SiO2 were not etched for Sn because results from the Si substrates indicated that 
Sn etching was not required for improved photocurrent using the high purity Ge. Had ITO and 
SiO2 been etched, the tube annealing furnace at low temperature (275oC) would have been used. 
Four-point probe measurements in Table 7 on the GeSn material substrates after Sn 
etching revealed not much of a difference in resistance and resistivity measurements. The SSP Si 
indicates that it is still heavily n-type doped whereas the DSP Si still contains a high resistivity of 
approximately 0.001Ω*cm.  
 
Table 7. GeSn substrates after etching, resistance and resistivity measurements  
GeSn Substrate (etched) Resistance (Ω) Resistivity (Ω*cm) 
SSP Si 1.37 0.0000137 





SEM images revealed successful etching of Sn shown in Figure 34. Both SSP Si and DSP 
Si do not show the highlighted Sn patches revealing that excess Sn has been etched away. 
Furthermore, grains are more easily found based on the light and dark grey contrast. SSP Si, shown 
in Figure 34 (a) show grain sizes of approximately 100μm whereas DSP Si, shown in Figure 34 
(b) show grain size of 75μm.  
 
Figure 34. SEM images (backscatter e- only) of etched: (a) SSP Si (b) DSP Si  
In EDS, spectra demonstrated that Sn was present at a similar percentage. From annealed 
substrates to etched substrates, Sn composition steadied showing that the etching was successful 
on the surface from SEM but did not interfere with the entire Sn composition. Both SSP Si and 
DSP Si demonstrate similar Sn composition percentages shown in Table 8. The spectra collected 
of both substrates etched are shown in Figure 35.  
 
 
Figure 35. EDS spectra of GeSn samples etched of (a) SSP Si and (b) DSP Si  
 
Table 8. EDS Ge and Sn percent compositions of etched substrates 
Substrate Ge 
Composition 




SSP Si 99.48 0.52 91.14 8.86 





EBSD mappings also confirmed the (111) preferred orientation of GeSn in these material 
systems on different substrates. The ETD SEM images and the paired EBSD mapping of GeSn on 
SSP Si and DSP Si are shown in Figure 36 (a)-(b). Previous Sn areas are now currently black 
showing an absence of Sn. The preferred (111) GeSn crystal orientation is blue. This preferred 
crystal orientation is very present in both the SSP Si and DSP Si substrates.  
 
Figure 36. EBSD mappings of etched GeSn samples of (a) SSP Si and (b) DSP Si  
Raman spectra indicated that the crystallinity of the GeSn material on different substrates 
was still present after etching. The GeSn peak in both SSP Si and DSP Si overlap directly which 
confirms the strong crystallinity at 300cm-1 shown in Figure 37.  
 
Figure 37. Raman spectra of etched substrates (SSP Si (a) and DSP Si(b)) 
XRD results also confirmed the crystallinity of GeSn on the two different Si substrates. 
This is prevalent in Figure 38 where XRD peaks at 27o indicate GeSn (111).  
 





IV and Photocurrent measurements were influenced by the Sn etching. This is apparent in 
Figure 39 and Figure 40 showing the IV and Photocurrent responses of SSP Si and DSP Si 
respectively. In Figure 39, there is a rectifying pattern in the IV curve and a photodiode response. 
In Figure 40, there is also a rectifying pattern in the IV curve and a Schottky diode present.  
 
Figure 39. IV (a) and Photocurrent (b) for etched GeSn on SSP Si 
 
Figure 40. IV (a) and Photocurrent (b) for etched GeSn on DSP Si 
 
SOG top coating experiments 
Silicate SOG was thought to create a large insulating effect on the GeSn and the four 
substrates: SSP Si, DSP Si, ITO, and SiO2. Several experiments were conducted to initially 
understand the insulating effects. However, these experiments conveyed that the SOG application 
had a very insignificant increase in resistance and resistivity.  
The SOG procedure was adapted from Filmtronic’s standard operating procedure. 20 μL 
of SOG was pipetted onto the material surface and then was changed into 10 μL for more 
homogenity. Initially, experiments were in the Thayer clean room where the spinner was set at 500 
rpm for 30 seconds and then ramped to 4000rpm for 130 seconds. The material was baked at 75oC, 
140oC, and 240oC for 120 seconds each. The SOG layer was cured using the tube furnace at 450oC 
for 15 minutes. Several bake sequences were applied for multiple coatings of SOG layers. A table 





 Three SSP Si substrates were placed in different positions on the spin coating disk for the 
spinner to determine where the optimal location was for the substrate. The locations were (1) inner, 
(2) center, and (3) outer in a radial direction shown in Figure 42. The three samples were tested 
for 1 coating of SOG with 1 baking sequence. It was determined that the highest resistance and 
homogenous SOG coating was found at the (3) outer location. It was also determined that the 
baking step and the curing step had a minor difference in the resistance. Thus, testing the resistance 
later bypassed the 15-minute tube furnace curing step to save time.  
 Three more SSP Si substrates were placed on the outer position to determine the time 
needed to operate at 4000 rpm to get the ideal increase in resistance. The spinner times tested were 
1 minute, 3 minutes, and 4 minutes. However, results were so similar that there was not an apparent 
optimal spinning time. Furthermore, it was discovered that these SSP Si SOG coated samples were 
coated with different amounts of GeSn resulting in different resistivities. As a result, SOG coating 
spinner times were then tested again from 1 minute to 10 minutes in a 1-minute interval with SSP 
Si straight from the shipping container with a blank SSP Si to compare with measurements with. 
Baking these samples revealed that the 1-minute spinning condition had a slight increase in 
resistance of 1.24Ω compared to the 0.89Ω resistance other samples 2 minutes and up fabricated.  
 Ten more SSP Si blank substrates were placed under the 1-minute optimal spinning 
condition in the outer position without complete baking cycles to see if the baking cycles and 
number of layers impacted the resistance of the substrate. However, 1 layer of SOG did not make 
much of a difference compared to 10 layers of SOG because the resistance of 0.93Ω to 0.87Ω is 
considered insignificant. While there were two outliers, 3 layers and 4 layers of SOG that yielded 
high resistances of approximately 26,270Ω, this is due to the cracking/crazing of the SOG layer. 
This may introduce penetrable holes for carriers to escape the substrate, contribute to an increase 
in leakage current and thus was not pursued.  
 Five more SSP Si blank substrates were placed under the 1-minute optimal spinning 
condition in the outer position with complete baking cycles to see if it would increase the SOG 
resistance. 1 layer to 5 layers, with a 1-layer increment, were tested with baking sequences in 
between, but unreliable resistances were measured due to the cracking/crazing of the SOG layer. 
Thus, crazing occurs because the SOG heating. Once the volatile organics evaporate off the SOG 
layer, only the silicate remaining which is inhomogeneous. Resistances were mainly measured as 
0.93.  
 A different spinner in the Optics lab was used which enabled the spinning condition to 
increase from 4000 rpm to 5000 rpm. Four SSP Si substrates were tested, 1 layer at 1 minute with 
20 μL, 15 μL, and 10 μL of SOG placed, all baked with a similar bake sequence as above. The 20 
μL was repeated to confirm any difference from the upstairs spinner. This spinner at 10 μL SOG 
yielded a very homogenous layer with minimal crazing compared to the 20 and 15 μL samples. 
However, all four samples overall had a resistance of 0.86Ω which was not a significant increase 
from the blank SSP Si of 0.76Ω. As a result, while the SOG did increase the resistance and create 
a homogenous SiO coating, the SOG did not have the desired effect of a substantial increase in 
resistivity and introduced more issues such as crazing. The SOG layer was not applied to the 











1 Clean Blank SSP Si  0.8 
2 Center position, 2 minutes spin, unclean SSP Si 103.1 
3 Middle position, 2 minutes spin, unclean SSP Si 110.3 
4 Outer position, 2 minutes spin, unclean SSP Si 116.9 
5 Outer position, 1 minute spin, unclean SSP Si 51.1 
6 Outer position, 3 minutes spin, unclean SSP Si 52.6 
7 Outer position, 4 minutes spin, unclean SSP Si 127.9 
8 Center position 2 minutes, cured (450 C tube 15 mins), unclean SSP Si 82.8 
9 Middle position 2 minutes, cured (450 C tube 15 mins), unclean SSP Si 102.5 
10 Outer position 2 minutes, cured (450 C tube 15 mins), unclean SSP Si 111.9 
11 Outer position 1 minutes, cured (450 C tube 15 mins), unclean SSP Si 49.1 
12 Outer position 3 minutes, cured (450 C tube 15 mins), unclean SSP Si 51.9 
13 Outer position 4 minutes, cured (450 C tube 15 mins), unclean SSP Si 115.0 
14 Outer position 1 minute, uncured, 20 uL, clean SSP Si 1.2 
15 Outer position 2 minute, uncured, 20 uL, clean SSP Si 0.9 
16 Outer position 3 minute, uncured, 20 uL, clean SSP Si 1.0 
17 Outer position 4 minute, uncured, 20 uL, clean SSP Si 0.9 
18 Outer position 5 minute, uncured, 20 uL, clean SSP Si 0.0 
19 Outer position 6 minute, uncured, 20 uL, clean SSP Si 0.9 
20 Outer position 7 minute, uncured, 20 uL, clean SSP Si 0.9 
21 Outer position 8 minute, uncured, 20 uL, clean SSP Si 0.0 
22 Outer position 9 minute, uncured, 20 uL, clean SSP Si 0.9 
23 Outer position 6 minute, uncured, 10 uL, clean SSP Si 0.9 
24 Outer position 1 minute, uncured, 10 uL, 1 layer, clean SSP Si 0.9 
25 Outer position 1 minute, uncured, 10 uL, 2 layer, clean SSP Si 0.9 
26 Outer position 1 minute, uncured, 10 uL, 3 layer, clean SSP Si 26274.4 
27 Outer position 1 minute, uncured, 10 uL, 4 layer, clean SSP Si 21744.3 
28 Outer position 1 minute, uncured, 10 uL, 5 layer, clean SSP Si 1.0 
29 Outer position 1 minute, uncured, 10 uL, 6 layer, clean SSP Si 0.9 
30 Outer position 1 minute, uncured, 10 uL, 7 layer, clean SSP Si 0.9 
31 Outer position 1 minute, uncured, 10 uL, 8 layer, clean SSP Si 0.9 
32 Outer position 1 minute, uncured, 10 uL, 9 layer, clean SSP Si 1.0 
33 Outer position 1 minute, uncured, 10 uL, 10 layer, clean SSP Si 0.9 
34 Outer position 0.5 minute, uncured, 20 uL, 1 layer, clean SSP Si 0.9 
35 Outer position 0.5 minute, uncured, 20 uL, 2 layer, clean SSP Si 8.4 
36 Outer position 0.5 minute, uncured, 20 uL, 3 layer, clean SSP Si 4530.1 
37 Outer position 0.5 minute, uncured, 20 uL, 4 layer, clean SSP Si 0.9 
38 Outer position 0.5 minute, uncured, 20 uL, 5 layer, clean SSP Si 6.6 





40 Downstairs spinner, uncured, 20 uL, 1 layer, clean SSP Si 0.8 
41 Downstairs spinner, uncured, 15 uL, 1 layer, clean SSP Si 0.9 
42 Downstairs spinner, uncured, 10 uL, 1 layer, clean SSP Si 0.9 
 
 
Figure 41. All SOG experiments from left to right in order of 1-42 with labels  
 
Figure 42. Locations of the sample on the spinner sample holder (1) inner (2) middle (3) outer  
GeSn (Device Fabrications) 
 An interdigitated device was designed for fabrication on top of the four substrates: SSP 
Si, DSP Si, ITO, and SiO2. The double layer photoresist was placed on top of the substrates 
where electron beam lithography was conducted to create a pattern. The pattern was developed 
and is shown in Figure 43. A PVD deposition was planned to deposit Sn onto the pattern of exact 
structure.   
 






SSP Si Analysis 
 The GeSn SSP Si prior to annealing was a super conductive n-type doped material with a 
non-electrical response. In the resistivity measurements, the authors saw that the GeSn SSP Si 
would increase slightly with annealing and then decrease after etching. This is due to the removal 
of Sn which contributes to the conductivity of the material. However, since there was a significant 
amount of n-type doping on the SSP Si, these resistivity values remained low.  
For the SEM analysis, the authors saw crystallization of GeSn with grain sizes of 
approximately 150μm present for the entire fabrication process. This grain size is smaller than the 
characteristic grain boundary scattering where a large grain size limits the conductivity of the 
material. These grain boundary defects trap and create potential barriers for majority carriers. 
Thus, multiple grain boundaries may impede the current flowing from one grain to another [9].        
EDS showed that the GeSn SSP Si was thermally stable since the concentrations of Sn 
were approximately the same throughout the fabrication process besides the purposeful etching. A 
calibration curve was created to relate the actual percentage of Ge and Sn.  
EBSD, XRD, and Raman supplemented each other to confirm the crystallinity of the GeSn 
post annealing. EBSD confirmed the presence of a (111) crystal lattice structure in GeSn. XRD 
and Raman confirmed the presence of crystallized GeSn. 
Finally, IV and Photocurrent measurements showed the progression of a non-electrically 
responsive material being fabricated into an operational photoconductor reacting at 1330nm.  
 
DSP Si Analysis 
 The GeSn DSP Si prior to annealing was also not electrically responsive and minorly doped 
relative to the SSP Si substrate. This agrees with the resistivity measurements which indicate a 
large jump in resistivity once the GeSn is deposited and annealed. The GeSn DSP Si’s resistivity 
is the highest in the out of the four substrates tested because of the n-type doping and grain 
boundaries. 
 In SEM analysis, the GeSn grain sizes are approximately 75 μm which are homogenously 
dispersed on the DSP Si substrate. Although the grain boundaries are smaller relative to the GeSn 
on SSP Si, the grain boundary defects that trap majority carriers are similar size relative to a large 
grain size of 1 mm which can hinder carrier movement.  
EDS also confirmed that the GeSn was thermally stable. EDS reported a Sn percentage of 
approximately 9% after calibration.   
EBSD, XRD, and Raman confirmed the (111) crystallinity of GeSn on DSP Si after 
annealing at 450oC similarly to GeSn SSP Si. XRD also indicated that although GeSn (111) was 
present in both the annealed and etched sample, there were subtle differences between these 
fabrication steps. As a result, GeSn DSP Si annealed and etched substrates were scrutinized with 
an XRD spectra of 20-34o 2θ angle sweep at a scan rate of 0.1 was ran shown in Figure 44. There 
is a peak at approximately 33.75o that is present in the annealed GeSn DSP Si but not in the etched 
GeSn DSP Si, inferred to be β-Sn. There is also a broad peak shadowing the Si substrate (220) 
peak at approximately 32.50o in the etched GeSn DSP Si which is not present in the annealed GeSn 





segregates to the top of GeSn and oversaturates the grain boundary surface. After etching, the β-
Sn is removed from these grain boundaries and reveals the α-Sn below.  
 
Figure 44. XRD spectra between 20-34o for GeSn DSP Si annealed (a) and etched (b) 
Furthermore, IV and Photocurrent measurements also showed the progression of a non-
electrically responsive material into a photodiode with some photovoltaic effect in the near infrared 
spectrum at 1330nm. These IV and Photocurrent measurements are responsive for both the 
annealed DSP Si and etched DSP Si in the near infrared spectrum for laser diodes of 1310nm, 
1550nm, and 2050nm. The IV measurements showed a nonlinear curve indicating GeSn DSP Si’s 
rectifying effect and avalanche of the current to voltage ratio for both the annealed and etched DSP 
Si samples. The annealed DSP Si IV measurement for the 1310 nm, 1550 nm, and 2050 nm laser 
are shown in Figure 31a, Figure 45a and Figure 46a respectively. The etched DSP Si IV 
measurement for the 1310 nm, 1550 nm, and 2050 nm laser are shown in Figure 40 a, Figure 47a 
and Figure 48a respectively. 
The photocurrent measurements for the annealed GeSn DSP Si sample initially showed 
response in the 1310nm near infrared range shown in Figure 31b. This response was shaped like 
an asymmetric Schottky diode which is present in the 1550 nm range and 2050 range shown in 
Figure 45b and Figure 46b respectively. The Schottky barrier is a potential energy barrier for 
electrons formed at the p-n junction where electron states exist within the bandgap. Furthermore, 
since the IV curves are nonlinear, which indicate a rectifying effect, the reverse bias Schottky 
barrier is high enough to create a small leakage current (excited electrons) to surmount this energy 
barrier.  
 






Figure 46. IV (a) and Photocurrent (b) for annealed GeSn on DSP Si using a 2050 nm laser 
The photocurrent measurements for the etched GeSn DSP Si sample also showed a 
Shottkey diode response in the 1310nm near infrared range shown in Figure 40b. The etched GeSn 
DSP Si was also tested at the 1550 nm and 2050 nm range to determine the photocurrent response 
extended in the near infrared range. A strong photocurrent was present in both the 1550 nm and 
2050 nm laser experiment shown in Figure 47b and Figure 48b respectively.  
 
Figure 47. IV (a) and Photocurrent (b) for etched GeSn on DSP Si using a 1550 nm laser 
 





These photocurrent responses are heavily desired in a solar cell where a low forward 
voltage drop is effective for high efficiency DC power supplies. Schottky diodes also have great 
switching speeds because of their majority carrier conduction. We have demonstrated a Schottky 
diode is possible using group IV elements (GeSn) in the near infrared spectrum on both annealed 
and etched GeSn DSP Si.    
 
ITO Analysis 
The GeSn ITO prior to annealing was a non-electrically responsive material. Etching was 
not conducted on ITO because the GeSn thin film would completely wash away after a one second 
dip in mild 1:3 HCl: H2O. Furthermore, SSP Si and DSP Si experiments show that the etching 
procedure was not needed to obtain desired IV and Photocurrent measurements.   
In resistivity measurements, the authors saw that the value increases steadily during 
deposition and annealing.  
In SEM analysis, the authors confirmed the crystallization of GeSn on amorphous ITO. 
The grain sizes were approximately 100 μm with lightly defined grain boundaries.  
EDS conflicted in Ge and Sn percentages because ITO itself is partially made of tin oxide. 
As a result, EDS values were subtracted from a blank ITO sample to use as a baseline.  
EBSD, XRD, and Raman complemented each other to confirm the crystallinity of GeSn 
after annealing. EBSD showed the preferred (111) lattice orientation for GeSn. XRD showed the 
Ge and Sn peaks on top of the broad amorphous ITO band spanning from 20o to 90o. Raman 
showed the crystalline Ge peak at approximately 300 cm-1.  
IV and Photocurrent measurements also show the progression of a zero responsive material 
being fabricated into a photoconductor due to the presence of a small photocurrent and rectifying 
behavior in the IV curve.  
 
SiO2 Analysis 
The GeSn SiO2 prior to annealing was a non-electrically responsive material. Etching was 
not conducted on SiO2 because the SSP Si and DSP Si experiments show that the etching procedure 
was not needed to obtain desired IV and Photocurrent measurements.   
Resistivity measurements without GeSn indicated that SiO2 was insulating (infinite 
resistance) and after depositing GeSn, the resistivity went down. After annealing, the GeSn SiO2 
material became even more conductive and had similar resistivity values to the GeSn DSP Si after 
etching.  
SEM indicated grain sizes of approximately 100 μm with defined grain boundaries. SiO2 
demonstrated grain boundary similarities to the GeSn SSP Si and GeSn DSP Si. 
EDS confirmed the thermal stability of annealed GeSn on SiO2 after Ge and Sn percentages 
were corrected using a calibration curve.   
EBSD, XRD, and Raman confirmed the crystallinity of GeSn (111).  
IV and Photocurrent measurements were similar to ITO’s progression of an electrically 
nonresponsive material fabricated into a photoconductor. Both a low photocurrent and rectifying 







 This thesis project has made several conclusions in respect to the SOG application onto 
GeSn, the effects of high purity Ge on GeSn materials and the plausible solar cell material system 
produced.  
During this investigation, 15A Silicate SOG was applied onto GeSn substrates intended to 
increase the insulating effects of the material. However, the authors found that the 15A Silicate 
SOG introduced more issues of crazing and an insignificant increase in the resistivity resulting in 
small insulating effects. Future steps in this direction is determining a better SOG solution that 
results in the desired increase in resistance. These possible SOGs from Filmtronics are listed as 
P15A, 20B, and P20B which have slightly varying properties forming pure SiO2 layers [26].  
This project also hypothesized that the high purity Ge using the PVD system would yield 
different results compared to the low purity Ge source. This was proven to be true where the SEM 
analysis showed that the radiating patterns were mostly straight rather than curved and that the 
etching process was discontinued for the high purity Ge. Previous experiments using the low purity 
Ge required a dangerous etching process with concentrated HCl in order to rid the substrate 
segregating Sn. However, high purity Ge may not require this etching because photocurrent 
measurements showed that GeSn Si substrates were responsive after the annealing process. With 
etching, the response was similar but not significantly different. High purity Ge allows for an easier 
fabrication process because the dangerous acid etching step may no longer be required. However, 
the etching procedure may be used for the high purity Ge because it was demonstrated that the 
etching removed all the β-Sn to reveal signs of α-Sn, a diamond cubic lattice structure.  
We have also demonstrated a GeSn DSP Si material system that can be applied to the near 
infrared range. This is considered an add-on in the near IR region to the Si that can tackle the 
visible light shown in Figure 50. The photoresponse of GeSn on DSP Si for different wavelengths 
(1300nm-2000nm) show that this material system has an IR photoresponse beyond the capability 
of Si alone. A plot showing the juxtaposed wavelengths of the etched DSP Si at 1330nm, 1550nm, 
and 2050 nm is shown in Figure 49. The GeSn DSP Si material was the best out of the four material 
systems fabricated and tested in this project based on SEM radiating pattern analysis, grain size, 
n-type doping, crystallinity, and electrical response shown in the IV and photocurrent 
measurements. It is this material that has been chosen to continue developing an interdigitated 
device on to test for enhanced photocurrent response. Future steps will include fully fabricating 
the interdigitated device using the PVD system and testing the GeSn DSP Si device with 







Figure 49. GeSn 100 nm on DSP Si at 1310 nm, 1550nm, and 2050 nm photocurrent measurements 
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